Re: cache coherency guidelines for DMA buffer