can LTP be used to verify the ASIC design of peripherals