How DMA transfers > 2MB are being performed?

[sandeep kumar]

Hi all
A very limited (1-2MB) address space is mapped to dma_alloc() in ARM
architecture..what if a DMA transfer of >2MB is needed at a time? As DMA
transfer starts asynchronously..CPU relinquishes data buses..so CPU cant
control. So the excess data which is >2MB will be overflown or lost..So how
this large data transfers are being managed?

-- 
With regards,
Sandeep Kumar Anantapalli,
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.kernelnewbies.org/pipermail/kernelnewbies/attachments/20110601/9ef6420c/attachment.html